BYU Home page BRIGHAM YOUNG UNIVERSITY  
Search BYU 
Intellectual Property

Overview

A wide variety of intellectual property (IP) cores for Xilinx FPGAs and the Xilinx Embedded Development Kit (EDK) have been developed and used in our research projects. These cores have been tested to work with a variety of FPGA development boards, including Helios. Some of the IP cores available through our lab are listed below.

Available Intellectual Property (IP)
Helios EDK Reference Designs
Floating Point Unit (FPU) for Virtex-4 PowerPC
Floating Point Unit (FPU) for MicroBlaze
USB Interface for Cypress USB (e.g., CY7C68013A, CY7C68014A, CY7C68015A, CY7C68016A)
Camera Interfaces for Micron and OmniVision Image Sensors
Image Sensor Processing Pipeline (demosaicing, color correction, gamma correction, etc.)
Servo Controller
Motor Controller
Quadrature Encoder Interface


Coming Soon

More details on these cores and several cores under development will be available soon. If you would like more information about the cores we've developed or if you are interested in licensing a core, please contact us.

Maintained by The ECEn Web Team. Based on v. 3.8 of the ECEn web templates (view XML, live XML, see other formats).
Copyright © 1994-2005. Brigham Young University. All Rights Reserved.